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Abstract—A detailed three-dimensional (3-D) statistical “atom-
istic” simulation study of fluctuation-resistant sub-0.1-m MOS-
FET architectures with epitaxial channels and delta doping is
presented. The need for enhancing the fluctuation resistance of
the sub-0.1-m generation transistors is highlighted by presenting
summarized results from atomistic simulations of a wide range
of conventional devices with uniformly doped channel. According
to our atomistic results, the doping concentration dependence
of the random dopant-induced threshold voltage fluctuations in
conventional devices is stronger than the analytically predicted
fourth-root dependence. As a result of this, the scaling of such de-
vices will be restricted by the “intrinsic” random dopant-induced
fluctuations earlier than anticipated. Our atomistic simulations
confirm that the introduction of a thin epitaxial layer in the
MOSFET’s channel can efficiently suppress the random dopant-
induced threshold voltage fluctuations in sub-0.1-m devices.
For the first time, we observe an “anomalous” reduction in the
threshold voltage fluctuations with an increase in the doping
concentration behind the epitaxial channel, which we attribute
to screening effects. Also, for the first time we study the effect
of a delta-doping, positioned behind the epitaxial layer, on the
intrinsic threshold voltage fluctuations. Above a certain thickness
of epitaxial layer, we observe a pronounced anomalous decrease
in the threshold voltage fluctuation with the increase of the delta
doping. This phenomenon, which is also associated with screen-
ing, enhances the importance of the delta doping in the design of
properly scaled fluctuation-resistant sub-0.1-m MOSFET’s.
Index Terms—Doping, fluctuations, MOSFET, semiconductor
device simulation, silicon devices, threshold.
I. INTRODUCTION
WHEN MOSFET’s are scaled down to deep submi-crometer dimensions, the “intrinsic” variation in the
transistor parameters arising from the small number of discrete
dopants and their random position in the channel depletion re-
gion starts to become increasingly pronounced. This problem,
recognized almost three decades ago [1], [2], is confirmed
now experimentally [3]–[8] and in three-dimensional (3-D)
continuous charge [9]–[11] and “atomistic” device simulations
[12]–[14]. Simple analytical models, describing, for example,
the random dopant-induced threshold voltage fluctuations,
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have also been developed [3], [11], [15], [16]. At the same
time, the integrated circuits are becoming more sensitive to the
fluctuation in the MOSFET characteristics due to the reduction
in the supply voltage to reduce the power consumption and to
sustain the reliability. The intrinsic parameter variations and
the corresponding transistor mismatch start to impinge on the
performance and functionality of analog [8] and logical [17]
circuits and SRAM’s [18].
A relatively easy way to reduce the intrinsic parameter fluc-
tuations, without a major change in the MOSFET architecture,
is the appropriate tailoring of the channel doping profile. Re-
sults of continuous-charge 3-D numerical simulations [9], [11]
have shown that the introduction of a thin, low doped layer
in the MOSFET channel, immediately below the interface,
can efficiently suppress the threshold voltage fluctuations. This
approach has been successfully demonstrated experimentally
in MOSFET’s with low doped epitaxial channels [15]. The
introduction of a low doped region in the channel, however,
makes the corresponding devices more susceptible to short
channel effects. This drawback can be compensated to some
extent by introducing a delta doping below the epitaxial
channel [19].
In this paper we use an efficient 3-D “atomistic” simulation
technique [20] to study the random dopant-induced threshold
voltage fluctuations in sub-0.1- m MOSFET’s with epitaxial
channels and delta doping. For the first time, effects associated
with screening of the random dopant charge in the depletion
layer behind the epitaxial channel and in the partially de-
pleted delta-doping layer are captured in our simulations. The
screening leads to an “anomalous” reduction of the threshold
voltage fluctuations with the increase of the delta doping
or the uniform doping density below the epitaxial channel.
This offers new means for the design of fluctuation-resistant
MOSFET’s.
In the next section we summarize our atomistic results
for the threshold voltage fluctuations in conventional sub-
0.1- m MOSFET’s, highlighting the need for development of
fluctuation-resistant devices. Section III, after a brief review of
various fluctuation-resistant FET architectures, introduces the
epitaxial and delta-doped devices which are the main subject of
this investigation. In Section IV we study in detail the random
dopant-induced threshold voltage fluctuations in MOSFET’s
with low doped epitaxial channels. Finally, Section V inves-
tigates the impact of a delta-doped layer, placed behind the
epitaxial channel, on the threshold voltage fluctuations.
0018–9383/99$10.00  1999 IEEE
ASENOV AND SAINI: SUPPRESSION OF RANDOM DOPANT-INDUCED THRESHOLD VOLTAGE FLUCTUATIONS 1719
Fig. 1. Threshold voltage standard deviation VT as a function of the
doping concentrationNA for a conventional n-channel MOSFET with uniform
doping distribution in the channel depletion region, Le = 0:05 m,
We = 0:05 m, and tox = 3 nm. Samples of 200 devices.
II. CONVENTIONAL MOSFET’S
In this section we summarize some important results related
to random dopant-induced threshold voltage fluctuations in
sub-0.1- m MOSFET’s with conventional architecture. The
conventional devices have typically a high doping concentra-
tion in the channel region for suppression of short channel
effects and threshold voltage control. With a good degree
of approximation, the doping concentration in the channel
depletion layer can be considered uniform. We investigate the
random dopant-induced threshold voltage fluctuations in such
devices by using an efficient statistical atomistic simulation
approach described in detail elsewhere [20]. The simulations
are based on a 3-D solution of the Poisson equation where
the doping charge is introduced as discrete, randomly placed,
individual dopants. At low drain voltage, the current is cal-
culated by solving a simplified current continuity equation.
A current criterion [A] is used for determining
the threshold voltage. The threshold voltage standard deviation
is extracted from the simulation of samples containing
200 MOSFET’s with microscopically different distributions
of dopants. The corresponding relative standard deviation of
the extracted is 5% for all results presented in this paper.
When the channel length is scaled down to dimensions be-
low 0.1 m, the doping concentration in the channel region has
to be increased to levels above 1 10 cm . The results of
our atomistic simulations show that the doping concentration
dependence of the random dopant-induced threshold voltage
fluctuations in sub-0.1- m MOSFET’s with conventional ar-
chitecture is stronger than the dependence suggested
by most of the analytical models [3], [11], [15], [16]. Fig. 1
illustrates the “atomistically” simulated dependence of as
a function of the doping concentration for an n-channel
MOSFET’s with uniform doping distribution in the channel
depletion region, effective channel length m,
effective channel width m, and oxide thickness
nm. The data in Fig. 1 can be approximated well with
the following expression:
[V] (1)
The discrepancy between the above doping concentration de-
pendence and the analytical predictions is associated with the
fact that the refereed analytical models take into account only
the fluctuation of the total number of dopants in the channel
depletion region but do not include the effects associated with
the random position of the individual dopants. The stronger
doping concentration dependence suggests that the problems
associated with the random dopant-induced parameter fluctua-
tions can be more restrictive to the scaling of the conventional
MOSFET than anticipated until now.
Our atomistic simulations have, however, confirmed that
the theoretically predicted dependence of
and its proportionality to remain valid in properly scaled
sub-0.1- m MOSFET’s with uniform channel doping. This
observation allows (1) to be transformed into an useful “empir-
ical” expression relating to the basic structural MOSFET
parameters
[V] (2)
where all dimensions are in centimeters. Equation (2) has been
obtained by fitting our atomistic results in the range of
from 0.03 to 0.1 m, from 0.05 to 0.5 m, from 1
to 6 nm, and from 1 10 cm to 5 10 cm .
Let us project the above results toward the end of the Silicon
Roadmap, according to which after the year 2010 [21], the
effective MOSFET channel length is expected to be below 0.05
m. larger than 30 mV can be expected in 0.05 0.05 m
MOSFET’s with conventional architecture. This estimation
is based on the assumption that the oxide thickness cannot
be scaled bellow 1.5 nm and channel doping concentrations
larger than 4 10 cm will be required to prevent
the short channel effects in such devices with conventional
architecture. In the corresponding circuits with 0.1 to 10 billion
transistors, worst case threshold voltage deviations of 6 must
be considered. This translates to 180 mV worst case threshold
voltage deviation in the transistors with square topology. It is
clear that such levels of intrinsic threshold voltage fluctuations
will be unacceptable even for digital applications, bearing in
mind that threshold voltages below 0.3 V and supply voltages
below 1 V are projected for this generation of devices.
III. FLUCTUATION-RESISTANT ARCHITECTURES
The radical solution to the problems associated with random
dopant-induced fluctuations in small MOSFET’s is to remove
completely the dopants from the channel region. Undoped
channel MOSFET’s with double gate [22], surrounding gate
[23], and Schottky source and drain [24] have been proposed
primarily to suppress short channel effects in devices scaled
to decanano dimensions. Simulations predict that such devices
will remain operational to channel lengths below 10 nm [24],
[25] and hence may provide a solution to the problem of
dopant fluctuations once and for all. Building and integration
of such devices, however, is a serious technological challenge.
Technologically difficult areas are the use of SOI with very
thin silicon films (less than 10 nm) and the fabrication and
connection of the back gate in the double gate devices; the
1720 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 8, AUGUST 1999
(a) (b) (c)
Fig. 2. Schematic structure and doping profile of (a) a conventional MOSFET with uniform doping in the channel region, (b) an epitaxial MOSFET, and
(c) an epitaxial MOSFET with a delta-doping layer behind the epitaxial channel.
uniform vertical low damage etching, uniform gate oxidation,
and the drain integration in the vertical surrounding gate ar-
chitectures; and the gate isolation above the Schottky contacts
in the aggressively scaled Schottky source/drain FET’s.
A less technologically demanding modification of the MOS-
FET architecture, which will enhance the dopant fluctuation
immunity, is the introduction of a low-doped epitaxial layer in
the channel. Low-doped channel MOSFET’s fabricated by the
epitaxial growth of a thin undoped Si layer were introduced in
the early 1990’s [26], and their importance for the scaling of
the MOSFET’s to sub-0.1- m dimensions was further justified
in [27]. The initial drive behind the introduction of low-
doped epitaxial channels was the expectation for mobility and
transconductance enhancement, together with the introduction
of new means for threshold voltage and subthreshold slope
control. Later, based on continuous charge numerical simula-
tions [9], [11] and elaborated analytical models [11], [15], [28],
it has been realized that the retrograde channel doping profile
in the epitaxial devices will also significantly suppress the
random dopant-induced threshold voltage fluctuations. These
theoretical predictions were also confirmed experimentally
[15].
The introduction, however, even of a thin intrinsic epitaxial
layer in the channel makes the corresponding MOSFET’s
more susceptible to short channel effects and will require
higher doping concentrations behind the channel compared
to the conventional devices. This, in turn, will increase the
source and drain capacitances and will reduce the breakdown
voltage. A carefully positioned -doping layer below the
epitaxial channel [19] can provide an efficient short channel
and threshold voltage control, reducing to some extent the
detrimental heavy doping effects. Using our atomistic simula-
tion approach, we study for the first time the effect of such a
delta-doped layer on the threshold voltage fluctuations. Fig. 2
illustrates schematically the structure and the doping profiles
of the epitaxial and delta-doped devices in comparison with
a conventional MOSFET. Idealized abrupt step profiles and
a plane delta doping are used in the following simulations.
The results in the next two sections are for MOSFET’s with
m, oxide thickness nm, and
junction depth nm. This choice of device dimensions
Fig. 3. Standard deviation of the threshold voltage VT as a function of
the thickness of the epitaxial channel layer depi for a set of MOSFET’s with








cm 3, and tox = 3 nm. Samples of 200 transistors.
provides a basis for comparison with the wide range of results
for MOSFET’s with conventional architecture published in our
previous paper [14].
IV. EPITAXIAL CHANNEL MOSFETS
Fig. 3 illustrates the dependence of on the thickness
of the epitaxial channel layer for a 0.05 0.05 m
MOSFET with nm. The background doping in the
epitaxial layer is assumed to be cm , and the
doping behind it is cm . decreases very
rapidly for the first 10 nm of epitaxial layer and then tends
to saturate. An epitaxial layer with thickness 12 nm reduces
the threshold voltage fluctuation almost five times. However,
the thickness of the epitaxial layer has to be chosen primarily
not to compromise the short channel effect immunity of the
corresponding MOSFET. The maximum allowable thickness
depends on the channel length, oxide thickness, the junction
design, and the doping profile behind the channel. Simulations
carried out with a standard commercial 2-D simulator indicate
that the aspect ratio between the channel length and the
thickness of the epitaxial layer should be greater
than five. This translates to epitaxial layer thicknesses less than
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Fig. 4. Standard deviation of the threshold voltage VT as a function of
the doping concentration in the epitaxial layer Ne
A
for a 0.05  0.05 m2
MOSFET with depi = 12 nm, tox = 3 nm, NbA = 51018 cm 3. Samples
of 200 transistors.
Fig. 5. Standard deviation of the threshold voltage VT as a function of the
doping concentration Nb
A
behind the epitaxial layer for a set of 0.05  0.05
m2 MOSFET’s with tox = 3 nm, NeA = 1  1015 cm 3, and different
thickness depi of the epitaxial layer. Samples of 200 transistors.
Fig. 6. Standard deviation of the threshold voltage VT as a function of the







15 cm 3, and different thicknesses
depi of the epitaxial layer. Samples of 200 transistors.
(a)
(b)
Fig. 7. Band diagrams in the middle of the channel in two epitaxial -doped
MOSFET’s with NA = 1 1018 cm 3 and tox = 3 nm, Q = 8 1012
cm 2, and different thickness of the epitaxial layer: (a) depi = 4 nm, (b)
depi = 10 nm.
Fig. 8. Standard deviation of the threshold voltage VT as a function of the
doping Nb
A
behind the epitaxial layer for a 0.05  0.05 m2 MOSFET with
tox = 3 nm, N
e
A
= 1  10
15 cm 3, depi = 10 nm, and Q = 3  1012
cm 2. Samples of 200 transistors.
20 nm in a 0.1- m MOSFET and less than 10 nm in a 0.05- m
MOSFET. We do not present here values for the average
threshold voltage obtained from the atomistic simulation,
which can be misleading from a device design point of view,
since our simulations do not include the quantization in the
inversion layer and the poly-depletion effect. However, in
order to indicate some of the problems associated with the
threshold voltage control in epitaxial MOSFET’s in Fig. 3 and
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(a) (b) (c)
Fig. 9. Potential distributions in three 0.05  0.05 m2 MOSFETs: (a) MOSFET with conventional architecture, (b) MOSFET with epitaxial channel,
and (c) MOSFET with epitaxial channel and delta doping.
in some of our next figures, we present the ratio between
and the average threshold voltage calculated from the
simulated samples.
To grow an epitaxial layer with low boron concentration
on top of the heavily doped substrate may be complicated,
because the boron has a tendency to segregate upwards during
the epitaxial growth. Diffusion associated with the post epitax-
ial processing steps may also increase the boron concentration
in the epitaxial layer. It is technologically important to have
an indication of what the tolerable doping level is in the
epitaxial layer from a threshold voltage fluctuation point of
view. The dependence of on the doping concentration
in the epitaxial layer is presented in Fig. 4 for a 0.05
0.05 m MOSFET with nm, nm, and
cm . Doping levels in the epitaxial layer up
to 10 cm do not noticeably affect the threshold voltage
fluctuations in the above device. For doping concentrations
above 10 cm increases rapidly.
The dependence of on the doping concentration
behind the epitaxial layer is illustrated in Fig. 5 for a set of
0.05 0.05 m MOSFET’s with nm,
cm , and different thicknesses of epitaxial layer. In contrast
to the conventional MOSFET’s, in the epitaxial devices we
observe for the first time either an increase or decrease of
as a function of the doping concentration, depending on
the thickness of the epitaxial layer. The anomalous reduction
of with the increase of in the devices with thicker
epitaxial layer is associated with screening. When the epitaxial
layer is relatively thick, the width of the depletion layer in
the heavily doped region beneath the epitaxial layer becomes
rather small. The holes in the heavily doped region start to
screen the charge of the discrete random acceptors in the thin
depletion layer, reducing their effect on the threshold voltage
fluctuation. Any further increase in the doping concentration
reduces further the width of the depletion layer and enhances
the screening. Screening effects from the free carriers in the
substrate are not present in the available analytical models and
have not been reported in the previous continuous charge 3-D
simulations of doping fluctuation effects in epitaxial channel
MOSFET’s. We believe that the fine resolution of the atomistic
simulations, down to an individual dopant level, in conjunction
with the large statistical samples in our simulations, are
instrumental in capturing the screening effects.
V. THE EFFECT OF THE DELTA DOPING
The introduction of a boron delta doping behind the epitaxial
layer in n-channel MOSFET’s will allow the doping concen-
tration , which surrounds the pn-junctions, to be reduced
without aggravating the short channel effects. When partially
depleted, the delta doping will act as a ground plane efficiently
suppressing the short channel effects. The influence of the
delta-doping dose on the threshold voltage fluctuations is
illustrated in Fig. 6 for a set of 0.05 0.05 m MOSFET’s
with nm, cm ,
cm , and different thicknesses of the epitaxial layer. For
devices with a thin epitaxial layer (4 nm), increases
with the increase of . However, the same dependence
passes through a maximum for devices with an intermediate
thickness (6 nm) of the epitaxial layer and follows a monotone
decrease for devices with a thicker epitaxial layer ( 8 nm).
This behavior, reported here for the first time, is also associated
with screening. Its explanation becomes clear in Fig. 7 where
the band diagrams in the middle of the channel for two of the
MOSFET’s from Fig. 6, with 4 nm and 10 nm epitaxial layers,
respectively, are plotted for . In the device with the
thinner epitaxial layer (4 nm), the delta doping is completely
depleted and, in addition to this, a depletion layer in the region
behind the delta-doping is also present. All randomly placed
dopants in the delta-doping layer and in the depletion layer
behind it contribute to the threshold voltage fluctuations. In the
device with a thicker epitaxial layer (10 nm), the delta doping
is only partially depleted. The high residual hole concentration
in the delta-doped layer screens the charge of the random
discrete dopants in it.
If the delta doping is only partially depleted, any increase in
the doping concentration behind the epitaxial channel will
result in an anomalous reduction of . This is illustrated in
Fig. 8 where the dependence of as a function of is
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plotted for a 0.05 0.05 m MOSFET’s with nm,
cm , nm, and cm .
Due to the anomalous dependence of on , for a
range of thicknesses of the epitaxial layer, transistors with
delta doping and a relatively low level of doping behind
the epitaxial layer may have threshold voltage fluctuation
resistance comparable to this of transistors without delta
doping but with a much higher level of doping behind the
epitaxial layer. For example, a 0.05 0.05 m MOSFET’s
with nm, no delta doping, and
cm will have the same V as its counterpart
with delta doping cm and
cm . This gives an additional degree of freedom in tailoring
the threshold voltage and reducing the short channel effects in
the corresponding devices.
Finally, Fig. 9 compares the typical atomistic potential
distributions at the Si/SiO interface in three 0.05 0.05 m
MOSFETs: one with conventional architecture, the second
with epitaxial channel, and the last one with epitaxial channel
and delta doping. The reduction of the potential fluctuations
at the interface as a result of the low doping in the epitaxial
layer is clearly visible in the second device. The introduction
of a delta doping in the third device does not have a visible
detrimental effect on the smoothness of the surface potential.
VI. CONCLUSION
In this paper we apply 3-D statistical atomistic simulations
to study dopant fluctuation-resistant MOSFET architectures
with epitaxial channels and delta doping. The atomistic simu-
lations of conventional sub-0.1- m MOSFET’s with uniform
doping in the channel depletion region suggest that the dop-
ing concentration dependence of the random dopant-induced
threshold voltage fluctuations is stronger than the fourth-root
dependence present in most of the available analytical models.
This may have serious implications to the scaling of such
devices to sub-0.1- m dimensions. The atomistic results for a
wide range of conventional devices are used to derive a simple
empirical expression relating to the major MOSFET
design parameters.
Our atomistic simulations confirm that the random dopant-
induced threshold voltage fluctuations can be significantly
suppressed in MOSFET’s with low-doped epitaxial channels.
A tradeoff, however, has to be made between increasing the
fluctuation resistance and reducing the short channel immunity
with the increase in epitaxial layer thickness. For the first time,
we report an ambiguous dependence of the threshold voltage
fluctuations as a function of the doping concentration in such
devices. For MOSFET’s with thin epitaxial layers, a “normal”
increase of with the increase of the doping concentration
behind the layer is observed. However, in devices with a
thicker epitaxial layer, anomalously decreases with the
doping concentration. We attribute this anomalous behavior to
screening of the random dopant charge in the depletion layer
by the holes behind it.
The screening effects and the corresponding anomalous
reduction in become even more pronounced when a
delta-doping layer is placed behind the epitaxial channel. As
a result of this, a design window is available in sub-0.1- m
MOSFET range where, for the same thickness of epitaxial
layer, devices without delta doping but with high doping
concentration behind the epitaxial layer will have the same
dopant fluctuation immunity as devices with high delta doping
but low doping concentration behind the epitaxial layer.
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